Parallel-Pipelined Radix-6 Multipath Delay Commutator FFT Architectures

نویسنده

  • S. Karthick
چکیده

The new Proposed design has been designed and developed by novel parallel-pipelined Fast Fourier Transform (FFT) architecture. The most important and fastest efficient algorithm is a FFT. FFT is used to computes the Discrete Fourier Transform (DFT). FFT is mainly applied in autocorrelation, spectrum analysis, linear filtering and pattern recognition system. The proposed architectures were designed by using register minimization and folding transformation technique. The critical path is reduced by pipelining and the multiple inputs and multiple outputs are computed by parallel processing. Furthermore, radix-2, radix3, radix-6 decimation in time and decimation in frequency algorithm can be used. As a result, the radix-6 has been developed to reduce the complexity of hardware and the computational intension. The power dissipation can be decreased and unwanted operations are stopped by using the clock gates. Keywords— Fast Fourier Transform (FFT), radix 6, Pipelining, Parallel processing, Multipath Delay Commutator (MDC).

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Area Efficient and High Speed VLSI Based Pipelined 64-Point Radix-4 Mixed Architecture Design

In this paper, a new VLSI based Radix-4 FFT architecture is developed by combining the mixed radix and pipelining architectures. Proposed architecture named as “Radix-4 Combined Single Path Delay Feedback (SDF) Multipath Delay Commutator (MDC) FFT”. As the name itself, design of proposed FFT architecture is designed with the help of both SDF and MDC data flow structures. Both SDF and MDC archit...

متن کامل

Pipelined Radix-2k Feedforward FFT Architectures

The appearance of radix-2 was a milestone in the design of pipelined FFT hardware architectures. Later, radix-2 was extended to radix-2. However, radix-2 was only proposed for Single-path Delay Feedback (SDF) architectures, but not for feedforward ones, also called Multi-path Delay Commutator (MDC). This paper presents the radix-2 feedforward (MDC) FFT architectures. In feedforward architecture...

متن کامل

Pipelined Radix-2 Feedforward FFT Architectures

The appearance of radix-2 was a milestone in the design of pipelined FFT hardware architectures. Later, radix-2 was extended to radix-2. However, radix-2 was only proposed for single-path delay feedback (SDF) architectures, but not for feedforward ones, also called multi-path delay commutator (MDC). This paper presents the radix-2 feedforward (MDC) FFT architectures. In feedforward architecture...

متن کامل

Area and Delay Minimization of Radix-2k Feedforward FFT Architecture

The radix-22 was a milestone in the design of pipelined FFT hardware architectures. Later, radix-2 extended to radix2.However, radix-2 was only proposed for single path delay feedback (SFD) architectures, but not for feedforward, and also it called multi path delay commutator (MDC) .The radix-216 feedforward Fast Fourier Transform architecture (FFT). In feedforward architectures radix-2 can be ...

متن کامل

An Efficient Multi-Path Delay Commutator Architecture

The Appearance of radix-22 was a milestone in the design of pipelined FFT hardware architectures. Later, radix-22 was extended to radix-2K. In the feed forward architectures radix-2K can be used for any number of parallel samples which is a power of two. Indeed, it is shown that feed forward structures are more efficient than feedback ones when several samples in parallel must be processed. As ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2014